SerDes

选择规格数量

 

  • 产品详情

SerDes



Overview


SerDes PHY IP provides high-performance, multi-lane capability and low-power architecture for the high-bandwidth applications. The SerDes IP has supported data rates from 1.25G to 10.3125Gbps including XFI, SFI, 10GBASE-Kr, CEI, XAUI, USXGMII, QSGMII and SGMII. With the supports for both TX and RX equalization techniques, the SerRDes IP can meet the requirements for different channel conditions. 



Highlights


Support 1.25G to 10.3125Gbps data rates and compact die area (<0.55mm² for 2-lane)
Support >20dB channel loss
Support RX loss-of-signal detect
Support X1, X2, and X4 lanes
Accessible register controls allows user specific optimization of critical parameters (e.g. TXPLL bandwidth, TX de-emphasis level, CDR bandwidth, and EQ strength)
Support both FOM for Link-EQ Training
Support robust BIST functions for mass production tests
Support Wire-Bond and Flip-Chip packages
Available in 7nm, 12nm, 14nm, 16nm, and 28nm process nodes


© 2021 | M SQUARE Ltd. Shanghai | All Rights Reserved | 上海奎芯集成电路设计有限公司


No comment

SerDes
Long press to look detail
Long by picture save/share
产品详情
图片展示

联系我们 

邮箱:marcom@m2ipm2.com

 

 

邮箱:marcom@m2ipm2.com

Copyright @ 上海奎芯集成电路设计有限公司

All Rights Reserved 

 沪ICP备2021035876号  沪公网安备 31011202014381号

段落结束了
Service Center
Qrcode
关注我们
添加微信好友,详细了解产品
使用企业微信
“扫一扫”加入群聊
复制成功
添加微信好友,详细了解产品
我知道了